clock control intel FPGA IP

Hi My version of Quartus Prime is 22.3 I try to generate clock control IP for the device startix 10 When I define 2 input clocks the option to ensure glitch free changed to gray and I get...