Forum Discussion
Mikhail_a
Occasional Contributor
3 years agoBad timings for MSGDMA IP on Agilex 7 FPGA
Hello! I have a design based on AGFB014R24B2E2V FPGA device. This design implements a simple general NIC functionality and PCIe for connection to the host. Design is clocked by PCIe user clock and ...
RichardT_altera
Super Contributor
3 years agoJust a quick update to let you know that I'm still actively investigating the issue. I understand the importance of resolving it and I'm dedicated to finding a solution.
I'll keep you informed of any progress made. Thank you for your patience.
Best Regards,
Richard Tan
- Mikhail_a3 years ago
Occasional Contributor
Thank you Richard.