Avalon MM Master and Slave need to have the exact same signals?

Hello, I am using the "mem_if_ddr3_emif_0 - DDR3 SDRAM Controller with UniPHY Intel FPGA IP" to acces the DDR3 external memory. In Platform Designer (QSys), Quartus 18.1. I have my own readmaster c...