Arria10 PCIe need two DMAs, (one for data moving ; the other for control msg transfer)

Hi expert: Now we use Arria10 w/ PCIe Gen3x8（AVMM-DMA IP setting）, which means we have avmm-dma engine for data moving now, and it works well in our product. But now we request to add “contro...

SengKok_L_Intel
4 years ago
Hi,

You can refer to the following link chapter 30 for the detail of the MSGDMA:
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf

This depends on your application and requirement to customize the arbitrator and descriptor controller. Hence, I might not able to provide further design recommendations.

Regards -SK

Forum Discussion

Arria10 PCIe need two DMAs, (one for data moving ; the other for control msg transfer)

Recent Discussions

Cyclone 10 GX IBIS-AMI models

PCIe Enumeration Failure for CXL IP

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Constraints not being picked for DCFIFO