Forum Discussion

Occasional Contributor

7 years ago

Arria10 PCIe Hard IP link bring up issue

Hi, We are trying to bring-up PCIe (Gen1 x1) interface using Arria 10 PCIe Hard IP on Intel's Arria10 Signal Integrity development board. The design is found to be working in simulation, but on the...

SengKok_L_Intel

Regular Contributor

7 years ago

Hi,

Yes, the soft PCIe IP can work with native PHY.

For the TTK for transceiver link, you may refer the link below as starting point.

https://fpgawiki.intel.com/wiki/Arria10_Transceiver_PHY_Basic_Design_Examples#Arria_10_Native_PHY_with_Transceiver_Toolkit_design_example

Regards -SK

Forum Discussion

Arria10 PCIe Hard IP link bring up issue

Recent Discussions

Display port TX SST not working.

PCIe Hard IP - Can 'valid' De-assert Between SOP and EOP During DMA Read Completion?

Can we get a refund for a wrong recharge in Jio?

MCDMA IP D2H Queue Reset Failure during Channel Re-allocation

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted