SKuma36Occasional Contributor7 years agoArria10 PCIe Hard IP link bring up issue Hi, We are trying to bring-up PCIe (Gen1 x1) interface using Arria 10 PCIe Hard IP on Intel's Arria10 Signal Integrity development board. The design is found to be working in simulation, but on the...Show More
SKuma36Occasional Contributor7 years agoHi SK, Is it possible to use a soft PCIe IP core instead of Hard IP for Arria10 FPGA? Rgds, sunil
Recent DiscussionsDisplay port TX SST not working.PCIe Hard IP - Can 'valid' De-assert Between SOP and EOP During DMA Read Completion?Can we get a refund for a wrong recharge in Jio?SolvedMCDMA IP D2H Queue Reset Failure during Channel Re-allocationAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted