HY68New Contributor6 years agoArria10 LVDS SerDes Tx/Rx loopback question Hi, I'm trying to implement altera_lvds IP core in Arria10 device, and using modelsim to check behavior before implementing to hardware. The target is establishing a simple loopback function with f...Show More
EngWei_O_IntelFrequent Contributor5 years agoCopying the replies here before closing the ticket. Thanks all.
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?