Forum Discussion

New Contributor

6 years ago

Arria 10/Cyclone 10 Transceiver

I am using the "Transceiver Native PHY Intel Arria 10/Cyclone 10 FPGA IP" and set "adaptation enabled" in the DFE mode. In this mode, will the DFE tap be always calibrated automatically or do we nee...

Deshi_Intel

Regular Contributor

6 years ago

Hi Serge, User needs to trigger the DFE adaptation via some register write. You can refer to Arria 10 transceiver phy user guide doc page (464/465) for the instruction on how to do it. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/arria-10/ug_arria10_xcvr_phy.pdf Thanks. Regards, dlim

Forum Discussion

Arria 10/Cyclone 10 Transceiver

Recent Discussions

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design

Accessing registers in the PCIE IP beyond MCDMA using system console

Constraints not being picked for DCFIFO

Cyclone IV GX project failed migration from 20.1 to 23.1std