Forum Discussion

New Contributor

6 years ago

Solved

Arria 10 PCIE lane reversal

From my understanding on the PCIE user guide. The PCIE IP supporting lane reversal. But I can't see the setting in the IP gui. Is it the lane reversal is done automatically?

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug-01145_avmm-1_0.pdf

SengKok_L_Intel
6 years ago
Hi Chee Leong,
By referring to page 161 in the following link, the PHY layer implementing auto lanes reversal, no setting in the IP GUI is needed as I can see.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_a10_pcie_avmm.pdf
Regards -SK

3 Replies

SengKok_L_Intel
Regular Contributor
6 years ago
Hi Chee Leong,
By referring to page 161 in the following link, the PHY layer implementing auto lanes reversal, no setting in the IP GUI is needed as I can see.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_a10_pcie_avmm.pdf
Regards -SK
CLeon14
New Contributor
6 years ago
thanks!
SengKok_L_Intel
Regular Contributor
5 years ago
This is to inform you that, I am putting the status of this case to close-pending. If you’re still in need of assistance, please reopen this case within the next 20 days.

Forum Discussion

Arria 10 PCIE lane reversal

3 Replies

Recent Discussions

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example