Forum Discussion
BoonT_Intel
Frequent Contributor
6 years agoHi Sir,
check from the RTL, the signal top_hw|mm_interconnect_0|agent_pipeline|gen_inst[4].core|data1[5] connect to what signal. I guess it is now floating at higher level. This signal need to connect to certain signal or logic.