Agilex 7 R-tile PCIe Root Port reference design

Hello Everyone, My design need to have PCIe ep in FPGA so (root port in)host machine can interact with it. It also need to have PCIe RP in FPGA so that, FPGA can interact with PCIe devices attached ...