Forum Discussion
senjd
New Contributor
New ContributorAfter some transactions waitrequest/ready signal deasserted from DDR3 uniphy memory controller for arria v gx?
I am trying to do transaction DDR3 transactions. Some of the transaction is happening properly, but after that waitrequest goes down. Unfortunately, NOT ABLE TO ACCESS ALTERA EXAMPLE DESIGN FOR DEBU...
senjdNew Contributor
New ContributorHi @BoonT_Intel
Thank you for guidance. so, i generated the design. But its same for simulation also. I connected my module to ddr3 controller at avl interface. but waitrequest is not asserting after one burst.
Thank You in advance,
