Recent DiscussionsQuartus 26.1.1: GTS AXI Streaming PCIe Reset Output Connection ErrorQVLD pins on QDR-IV when AGILEX 7 EMIF IP does not use QVLDneed for Agilex 5 utilization&performance support in Altera IP ?SolvedAN890（Stratix 10 - AD9174）project requestAgilex7 F-Tile PMA/FEC Direct PHY IP Reconfiguration
