ZWang142New Contributor5 years ago1/2.5/5/10G Multi-rate Ethernet PHY simulation cannot reach rx_block_lock The simulation of the example design, provided by the "Low Latency Ethernet 10G MAC" IP, is running fine. However, when simulating my design, the PHY can not acheive rx_block_lock. The waveform sho...Show More
Deshi_IntelRegular Contributor5 years agoFor now, I am setting this case to closure.Thanks.Regards,dlim
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO