Forum Discussion

Occasional Contributor

3 years ago

100G E-Tile transceiver adaptation

I am having trouble getting the RX side of the link working with the E-Tile in 100G mode on an Agilex F 014 part (DE10-Agilex board). I previously had a similar issue with the E-Tile in 10G and 25G ...

Kshitij_Intel

Frequent Contributor

3 years ago

Hi Alex,

Can you please share which OS and Quartus version you are using.

Also, Please confirm your target device AGFB014R24B2E2V.

It would be good if you can share your project .qar.

Thank you

Kshitij Goel

alexforencich
Occasional Contributor
3 years ago
OS is Linux. I am currently using Quartus Prime Pro 22.1, as 22.2 is broken (see https://community.intel.com/t5/Intel-Quartus-Prime-Software/PCIe-HIP-clocking-regression-on-Stratix-10-MX-in-Quartus-Prime/m-p/1394323#M74234). You guys sent me a DE10-Agilex rev B instead of a rev C, so I have an ES part (AGFB014R24A2E2VR0) instead of a production part (AGFB014R24B2E2V).

The code is here: https://github.com/alexforencich/corundum/tree/master/fpga/mqnic/DE10_Agilex/fpga_100g

I'll generate a QAR soon.
alexforencich
Occasional Contributor
3 years ago
QAR is attached
fpga_22_1_0_174.qar37 MB

Forum Discussion

100G E-Tile transceiver adaptation

Recent Discussions

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset