PYu2New Contributor6 years ago关于在S10 上做PCIE RC(root complex) 客户打算在S10 GX上做两个PCIe RC,一个EP。 问一下, 有过在S10上做RC的设计吗,咱们的PCIe 硬核支持RC模式吗?如果硬核支持,管脚是什么样的限制? 如果是软核实现,管脚又有什么样的限制?
BoonT_IntelFrequent Contributor6 years agoHi Sir,Yes, also assign to dedicated NPERST pin of the device. same like native end point
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?