Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Xilinx flash + Cyclone II?

On one project I used the XILINX Spartan FPGA and 18V02 flash.

For several reasons, it became necessary to move to the Altera FPGA EP2C8. According to the terms of reference of the project, which has an external microcontroller via JTAG has access to the ROM for the firmware (programming, verification, etc.). Is there Altera flash with support JTAG (not EPCx family - expensive and unnecessary features). It would be ideal to combine all previously used XILINX flash and Cyclone II. Whether such a gamble?

3 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    All recent Altera FPGA are supporting industry standard serial flash and indirect JTAG programming through FPGA. There might be a way to utilize XC18V00 series in an Altera configuration scheme, at least with a translating CPLD, but it don't think that it's worth the effort.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    To FvM,

    I apologize for the vagueness of the original wording of the question. After powering firmware must be loaded into the FPGA (AS or PS) and then external microcontroller can access the flash (in most cases is the checksum and comparing it with the standard). In indirect access, imho, FPGA is a transit device and is not fulfilling its direct functions. The essence of the matter, if translate the FPGA firmware in hex ​​format and program the flash XC18V00, connect D0 (XC18V00) with DATA (CYCLONE), CLK (XC18V00) with CLK (CYCLONE), etc. - understand whether the FPGA is a mockery?
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    To be able to send the FPGA configuration bitstream, the memory device must be compatible with one of the configuration schemes supported by the FPGA. After the initial configuration has been loaded, the FPGA can read or write any connected memory device. In some designs, a microcontroller is performing the initial FPGA configuration.