Altera_ForumHonored Contributor16 years agowrite VHDL code for Block schematic hi! I HAVE A cmos JK 807A CAMERA: number of pixel: 628(h)x582(v)<PAL>, Resolution:380 lines. scaning frequency:50 Hz min.lllumination: 0.2~3 Lux S/N ratio : 40db white balance : Auto...Show Morevga display.doc28 KB
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts