Altera_Forum
Honored Contributor
15 years agowr3_addr and wr4_addr
could someone explain me the following verilog example. I don't understand why the wr4_addr is 22'h280000 instead 22'h200000+320*256+1, i think that it is a choice of the programmer or has so...