Forum Discussion
FakhrulA_altera
Regular Contributor
1 year agoHi student8,
From my understanding, I think it is expected, while sending data from a serial port to an FPGA can impact timing, careful design considerations, proper clock domain crossing techniques, and appropriate buffering can help mitigate potential timing issues and ensure reliable communication between the serial device and the FPGA.
Regards,
Fakhrul