Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorwhy the waitrequest signal is always 0
hi,all.I wanna use an arbitrator for two frame buffer to access the DDR3 SDRAM (IP:DDR3 SDRAM Controller with UniPHY Device:cyclone V Tool:QuartusII 13.0).But I find the read_waitrequest and write_wa...
Altera_ForumHonored Contributor
Honored ContributorNot necessarily. When your master isn't issuing a read or write transaction, it might see waitrequest driven high. A properly design master should ignore waitrequest if it is not reading or writing
