Why CA training is required for LPDDR3?

I have a problem in understanding the CA training used in LPDDR3 memories.

Why is CA training required?

What does it do to the memory controller, does in change the timing requirements of the Command Address lines?