Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

What is wrong with this code?

LIBRARY altera; USE altera.maxplus2.ALL; LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY test IS PORT ( a, b, c, gn : IN STD_LOGIC; d : IN STD_LOGIC_VECTOR(7 DOWN...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

If you use VHDL'93 coding standard you do not need to include a package or declare the component.

Just google for "VHDL'93 instantiation style"