Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

What is the EPM7128 data retention time?

What is the EPM7128sti100-10 data retention time?
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

See: [url]https://www.altera.com/support/support-resources/knowledge-base/solutions/rd10052011_665.html (https://www.altera.com/support/support-resources/knowledge-base/solutions/rd10052011_665.html)[/URL]

Cheers,

Alex

Recent Discussions

  • suvarna's avatar
    Marking codes of CY10CL040YF484
    17 hours ago
    suvarna
  • Carlhermann's avatar
    Unable to scan JTAG chain, TCK only 2V
    Solved
    17 hours ago
    Carlhermann
  • I_like_leds_15's avatar
    Cyclone 10 LP Bitstream Compression Failing
    17 hours ago
    I_like_leds_15
  • Joe1's avatar
    Updated .brd file for Stratix 10 GX dev kit
    1 day ago
    Joe1
  • jiayao's avatar
    Agilex 5 D-Series HVIO IOPLL runtime reconfiguration: C0 write succeeds, but output remains 100 MHz
    1 day ago
    jiayao
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo