Forum Discussion

New Contributor

5 years ago

What IO standard(s) require settings involving "Half VCCIO" and "Half Signal Swing"

I have compiled an example design from Intel in QPP 18.1 and I am getting errors with the following settings: set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise set_glob...

CRAMF1

New Contributor

5 years ago

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/component/2019/global-setting-is-not-supported-the-instance-as-listed-below-in-.html?wapkw=329006

You will not see this within the forum. You have to do a search for "329006" here:

Somebody has said that these assignments are obsolete. Why does Intel still keep them and cause confusion?

Chundra

Forum Discussion

What IO standard(s) require settings involving "Half VCCIO" and "Half Signal Swing"

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working