Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorvoltage level of GPIO pins of Cyclone 10 GX
Hi all, I have recently encountered a problem while working with a design that has alot (4 to 5) 3.3 v I/O peripherals to be interfaced with Cyclone 10 GX FPGA. The design challenge is the FPGA...
Altera_ForumHonored Contributor
Honored ContributorHow about using a second FPGA or CPLD as a voltage translator?
