VHDL for an Avalon MM Write Master

Does someone have a simple example in VHDL of an Avalon MM write master? Maybe someone ported the Verilog of Altera's MM Master templates to VHDL?