Altera_ForumHonored Contributor8 years ago[VHDL] 'else generate' is not supported ... Hi All, I'm receiving the following error during my code compilation: (vcom-1440) Language feature ELSE GENERATE STATEMENT is not supported yet From what Quartus version is this f...Show More
Altera_ForumHonored Contributor8 years agoStandard edition or Pro? I think it may be a Pro edition only feature.
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices