Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

[VHDL] 'else generate' is not supported ...

Hi All, I'm receiving the following error during my code compilation: (vcom-1440) Language feature ELSE GENERATE STATEMENT is not supported yet From what Quartus version is this f...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

I was under the impression that else generate had been supported for a while. What quartus version are you using.

I am a bit suspicious of your generate expression though. Is it really static?