Altera_ForumHonored Contributor13 years agoVHDL DE2 board understanding Processes and Signals So I wrote a program to turn on LEDS if SW, a switch, is '1' and off if '0'. entity StateLCD is port( SW : in std_logic_vector(0 downto 0); LEDG : out std_logic_vector(7 downto 0); ...Show More
Altera_ForumHonored Contributor13 years agoOk. i think i might have misunderstood some things. thanks for clearing things up.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?Request for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial partsRequest for REACH 253 Substance CertificateAvalon-ST configuration with Agilex 3 fails