Altera_ForumHonored Contributor15 years agoVHDL constant type synthesis The constant type here is two-dimension data array constant which is correct when simulating in Modelsim, but is false when mearsured using oscillograph because I can't reach the inner unit of the co...Show More
Altera_ForumHonored Contributor15 years agoI'd suggest to explain your problem a bit more because I didn't understand anything.
Recent DiscussionsDifferent FPGA model shows: DEV-AGM039EAJTAG Chain Broken on Agilex 7-I Dev KitASx4 Interface debug in MSEL=111 (JTAG mode)Request for REACH 253 Substance CertificateQuartus Pro simulation libraries for Riviera ProSolved