vhdl -division program

my understanding of how register retiming works is that when combination logic is surrounded by registers, the registers can be moved in order to improve timing. the divider itself doesn't have to be pipelined.