Verilog, System Verilog and SystemC

i confused about these languages. Can somebody clarify on it: 1. For RTL design, Verilog or System Verilog should be used?Most of the article about System Verilog focus on verification. Whi...