verilog help case and for loop

Hi guys!, Can I simplify the followingin Verilog?: always@(k) case(k) 0: send_char = node[7+8*0:8*0]; 1: send_char = node[7+8*1:8*1]; 2: send_char = node[7+8...