Using differential pins with LVDS capability without buffer

Question

Hi, this is most likely a stupidly simple question, i just wanted to know if on max10 devices once can use the differential pins without the deserializers mentioned here

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_lvds.pdf

in general, the question would be whether the differential receivers can be connected directly to the fpga matrix

thanks

rahul_s_intel1 · Answer

Hi,

From your question, I am interpreting that the IO can be used as LVDS IO standard with out connecting to the LVDS SERDES IP.

>> Yes can be used, you have to change the IO standard to LVDS from the pin planner

Forum Discussion

Using differential pins with LVDS capability without buffer

1 Reply

Recent Discussions

Agilex 5 RSU, application image addition fails

MAX10 RSU upgrade succeeds, but device boots Factory image instead of Application

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

MAX10 Dual Configuration