Forum Discussion
Altera_Forum
Honored Contributor
16 years agoOhh. The reason of error was found in handbook but is not wonderful :(
--- Quote Start --- DCLK Pad Placement Guidelines There is a restriction on the proximity of selected I/O standard inputs and outputs to the DCLK pin on QFP packages. The restriction is to minimize noise coupling from neighboring I/Os to the DCLK pin, and is as follows: If an I/O is using 3.0- or 3.3-V I/O standards, there must be one pad of separation between the I/O and the DCLK for QFP packages. The Quartus II software checks for this restriction. --- Quote End ---