Use defines in Verilog

I have some problems using defines in Verilog. I want to define memory depth & width, and then to use these defines for the memory name. For example - memory name should be ram512x32 `def...