Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Upgrade Altera Cyclone II fpga device

Hallo, i use a Cyclone II EP2C35F484C8 device. We always have problems with overload of CPU. The TimeQuest Timing Analyzer reports timing problems of the CPU takt (required: 120MHz, actually: ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I see it, in Library > Bridges > Memory Mapped > Avalon-MM Pipeline Bridge (in Quartus 11.1 SP2).

Be sure you check in the whole library and not just in the IP used in the current project.