Altera_ForumHonored Contributor14 years agoUP clock signals with 27MHz input I'm using the 'clock signals for DE-series board peripherals' core which uses the external 27MHz crystal connected to the clk_in_secondary input to get a 12.288MHz out which i connected to the AUD_XC...Show More
Altera_ForumHonored Contributor14 years agoNo You don't need 27MHz if it's not needed by the application.
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial partsAgilex 7 F/I Series True Differential Input TerminationSolvedAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredSolved