Altera_ForumHonored Contributor10 years agouniphy DDR parameter reading from datasheet guide Hi, i am new here, i am designing a device that is using the DDR3 with a uniphy interconnection. But i notice there is a lot of parameter that i not sure and wish to confirm. example such as sped gra...Show More
Altera_ForumHonored Contributor10 years agoyou may just refer those information from the data sheet closely. and step by step...
Recent DiscussionsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal ModelWhy does PTA show zero W for F-tiles in Hierarchical Design EditorArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)