Altera_ForumHonored Contributor14 years agounderstanding library "Work" I am getting an error I am not sure how to approach: Error (10430): VHDL Primary Unit Declaration error at pulse_across_clock_domains.vhd(36): primary unit "pulse_across_clock_domains" already...Show More
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not working