Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Unable to assign PLL*out as LVDS IO standard in Cyclone III

Hello All, I am unable to assign PLL*out pin to LVDS IO standard in Cyclone 3 device. I have already designed the board with this pinning. The board has Cyclone 3 device and is interfaced...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Most likely reason: wrong bank voltage. B8 voltage of 2.5V is required.