mwac__New Contributor2 years agoUART Access in Altera Cyclone V DE1 Board Greetings. As the UART module is connected to the HPS side of the FPGA. Is there anyway to access the UART peripheral from the FPGA side using verilog language without the use of NIOS II. (More prec...Show More
aikeuRegular Contributor2 years agoHi mwac__,May I know if you have any further question or follow up on the issue?Thanks.Regards,Aik Eu
Recent DiscussionsECCN and HTS code for 1SX110HN2F43E2VGNeed Part EOL status(Active/Obsolete/Discontinued/NRND)LVDS Compatibility with GTS Refclk (CML / HCSL)GTS Transceiver PLL UsageIntroducing OpenRDMA: An Open-Source 400G RDMA-Like SmartNIC Stack