TSE Timing constraints

I have a couple questions regarding the timing constraints of the Triple Speed Ethernet IP Core. Background: Quartus II 11.1 20 mhz clk input pin sources to PLL PLL1 sources: 125 mhz clk 90 ...