Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorTricking Quartus into Receiving an LVDS Input on a 3.3V TTL Bank of a Stratix III
I'm wondering if there is a way of tricking Quartus into allowing an LVDS input on a 3.3V TTL Bank of a Stratix III? We mistakenly wired an LVDS output clock from an ADC to a pair or 3.3V TTL i...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- so my belief is that this wouldn't actually allow the FPGA to read the LVDS signal. Is this right? --- Quote End --- I assume that the LVDS receiver will work, but with reduced performance. But I didn't try. I've been using faked VCCIO settings for other reasons, e.g. as a workaround for Quartus bugs.
