Transportation delay problem

--- Quote Start ---

it does not show any impact on the resulting waveform

--- Quote End ---

Yes, VHDL and Verilog transport delays are only supported by simulators as ModelSim but not for logic synthesis. Their purpose is e.g. the simulation of logic gate and cable delays. Possibly your book doesn't clearly explain this limitation. The reason for it is simple: In synthesized logic, exact delays can be only implemented by counting clock cycles.