Transceiver Pin Assignment Problem in Pin Planner for Stratix IV GX 230 FPGA

Hi, I am doing IO assignment analysis and Pin Planning check for one of our FPGA design. Design is having multiple high speed Tx/Rx serial link and other I/O standard requirement. To name a few ...