Track signal in Verilog testbench for limited time

Hi everybody, And TGIF !! (Thank goodness its friday, I see a beer in my future !!). A Verilog question; I want to track a signal at every clock edge in my testbench, but only when I act...