Forum Discussion
aikeu
Regular Contributor
2 years agoHi Fdominguez,
I get the information from the team where you can try to troubleshoot by checking/probing on the HPS IO instead as the path to the trace clock and data is sharing the same path to the FPGA output routing.
Thanks.
Regards,
Aik Eu