Timing violations on SignalTap II Analyzer

You need to treat signaltap as any logic inside the fpga for that is what it is.

The timing must not be violated or else your samples would be unreliable.

You should use the same data clock (or a faster synchronised clock) to sample your data, so you don't need to cross from data domain to signaltap domain.